


Q.2 Decade counters and also design 3 bit Asynchronous up/down counters.

Relation b/w triggering, the clock & the up-down counting imp points.

- i) -ve edge triggering - \bar{Q} \rightarrow clock \rightarrow up counter
- ii) +ve " " $\rightarrow \bar{Q}$ \rightarrow clock \Rightarrow down counter
- iii) +ve " " $\rightarrow \bar{Q}$ \rightarrow clock \Rightarrow UP counter
- iv) +ve " " $\rightarrow Q$ \rightarrow clock \rightarrow down counter

Decade counter


\rightarrow N.O. of state $\rightarrow 10$
 \rightarrow Max^m Count = $10 - 1 = 9$



We know it's 4 bit ripple counter
 So 2^n is 0 to 15 but we want to stop
 it till 0 to 9.

	Clk	Q _D	Q _C	Q _B	Q _A
Decade Counter	0	0	0	0	0
	1	0	0	0	1
	2	0	0	1	0
	⋮	⋮	⋮	⋮	⋮
	9	1	0	0	1
	10	1	0	1	0
	11	1	1	1	1

→ Here we will reset our counter.



Application

- i) Clock generation
- ii) Clock division
- iii) integrated oscillator
- iv) low power CMOS
- v) TTL compatible inputs
- vi) In frequency counting circuit.

